

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Canceled)

2. (Previously presented) A method for operating a synchronous digital system having clock means for synchronously controlling operation of system logic with toleration of error in logic operation, the method including the steps of:  
3. providing a logic operation input;  
4. increasing clock frequency of the digital system while monitoring the system logic for errors in logic operation output to report a fault;  
5. upon detecting said logic operation fault, slowing the clock frequency associated with the fault to a clock frequency at which no fault is detected; and  
6. employing as logic operation output in place of the current logic operation output  
7. a result which is known to be correct for said logic operation input.

8. 3. (Previously presented) The method according to claim 2 wherein the digital system comprises at least two structurally identical pipelines, each said pipeline having registers which accept logic operation successively and which yield logic operation successively, including the step of causing the clock frequency for each said pipeline to operate with a  
9. different phase but with identical frequency.

10. 4. (Previously presented) The method according to claim 2 wherein the digital system comprises a pipeline having an input register and an output register for each combinational logic component, wherein the logic operation input step comprises supplying the logic operation input to said combinational logic from the input register in response to a first  
5. clock; thereafter

6                         comparing for identity, in response to a second clock, input values and output  
7         values of the output register receiving output from the combinational logic, said second clock  
8         being identical to but out of phase with said first clock; and  
9                         upon detecting lack of identity, delaying operation of said first clock until said  
10      identity obtains.

1                 5. (Previously presented) A synchronous digital system having logic  
2         operation input and logic operation output comprising:  
3                         clock means for synchronously controlling operation of system logic with  
4         toleration of error in logic operation, the clock means including a first clock and at least a second  
5         clock, said second clock being identical to and out of phase with said first clock;  
6                         a comparator associated with said second clock for monitoring the system logic  
7         for errors in logic operation output to report a fault; and  
8                         clock control logic for increasing clock frequency of the digital system upon  
9         detecting said logic operation fault, and upon detecting the fault, being operative to add a delay  
10        to the first clock and thereby to the second clock such that a known good output is obtained from  
11        a delayed clock and the clock is operative at a frequency at which no fault is detected.

1                 6. (Previously presented) A method for operating a synchronous digital  
2         system having clock means for synchronously controlling operation of system logic with  
3         avoidance of timing error, the method including the steps of:  
4                         providing a logic operation input to tracking logic, said tracking logic  
5         representing a worst case delay path for said system logic;  
6                         increasing clock frequency of the digital system while monitoring the tracking  
7         logic for errors in logic operation output to report a fault;  
8                         upon detecting said tracking logic operation fault, slowing the clock frequency  
9         associated with the fault to a clock frequency at which no fault is detected.

1                   7. (Previously presented) The method according to claim 6, further  
2 including the step of thereafter increasing said clock frequency until a fault reoccurs.

1                   8. (Previously presented) The method according to claim 7, wherein the  
2 tracking logic includes a operational safety margin to guarantee that a fault occurs in the tracking  
3 logic before a fault can occur in the system logic.

1                   9. (Previously presented) The method according to claim 6, wherein input  
2 for said tracking logic is a sequence of digital values including alternating logic one and logic  
3 zero.

1                   10. (Previously presented) The method according to claim 9, wherein input  
2 for said tracking logic is a digital bit stream of alternating logic ones and logic zeroes.

1                   11. (Previously presented) The method according to claim 6, wherein logic  
2 transition timing alone determines transition to a too fast state and transition to a too slow state.

12-18. (Canceled)